

# ADSP-2106x SHARC DSP Microcomputer Family

# ADSP-21062/ADSP-21060

IEEE JTAG Standard 1149.1 Test Access Port and

32-Bit Single-Precision & 40-Bit Extended-Precision

240-Lead Thermally Enhanced PQFP Package

#### SUMMARY

High Performance Signal Processor for Communications, Graphics, and Imaging Applications

Super Harvard ARchitecture Computer (SHARC™)—
Four Independent Buses for Dual Data Fetch,
Instruction Fetch, and Nonintrusive I/O

32-Bit IEEE Floating-Point Computation Units— Multiplier, ALU, and Shifter

Dual-Ported On-Chip SRAM and Integrated I/O Peripherals—A Complete System-On-A-Chip Integrated Multiprocessing Features

#### **KEY FEATURES**

40 MIPS, 25 ns Instruction Rate, Single-Cycle Instruction Execution

120 MFLOPS Peak, 80 MFLOPS Sustained Performance Dual Data Address Generators with Modulo and Bit-Reverse Addressing

Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup

IEEE Floating-Point Data Formats or 32-Bit Fixed-Point Data Format

**On-Chip Emulation** 

Parallel Computations
Single-Cycle Multiply & ALU Operations in Parallel with
Dual Memory Read/Writes & Instruction Fetch

Multiply with Add & Subtract for Accelerated FFT Butterfly Computation

4 Mbit/2 Mbit On-Chip SRAM (ADSP-21060/ADSP-21062)
Dual-Ported for Independent Access by Core Processor and DMA

Off-Chip Memory Interfacing

4 Gigawords Addressable

Programmable Wait State Generation, Page-Mode DRAM Support

SHARC is a trademark of Analog Devices, Inc.




Figure 1. ADSP-21060/ADSP-21062 Block Diagram

### DMA Controller

Table of Contents

10 DMA Channels for Transfers Between ADSP-2106x Internal Memory and External Memory, External Peripherals, Host Processor, Serial Ports, or Link Ports

Background DMA Transfers at 40 MHz, in Parallel with Full-Speed Processor Execution

Host Processor Interface to 16- & 32-Bit Microprocessors
Host Can Directly Read/Write ADSP-2106x Internal
Memory

### Multiprocessing

Glueless Connection for Scalable DSP Multiprocessing Architecture

Distributed On-Chip Bus Arbitration for Parallel Bus Connect of Up to Six ADSP-2106xs Plus Host

Six Link Ports for Point-to-Point Connectivity and Array Multiprocessing

240 Mbytes/s Transfer Rate Over Parallel Bus 240 Mbytes/s Transfer Rate Over Link Ports

#### Serial Ports

Two 40 Mbit/s Synchronous Serial Ports with Companding Hardware

**Independent Transmit & Receive Functions** 

Table of Contents	
GENERAL DESCRIPTION	3
ADSP-21000 FAMILY CORE ARCHITECTURE	
ADSP-21060/ADSP-21062 FEATURES	
DEVELOPMENT TOOLS	
PIN DESCRIPTIONS	8
TARGET BOARD CONNECTOR FOR EZ-ICE	
PROBE	. 11
RECOMMENDED OPERATING CONDITIONS	13
ELECTRICAL CHARACTERISTICS	. 13
TIMING SPECIFICATIONS	. 14
Memory Read—Bus Master	. 17
Memory Write—Bus Master	. 18
Synchronous Read/Write—Bus Master	
Synchronous Read/Write—Bus Slave	. 22
Multiprocessor Bus Request & Host Bus Request	. 24
Asynchronous Read/Write—Host to ADSP-2106x	. 26
Three-State Timing—Bus Master, Bus Slave,	
HBR, SBTS	. 28
DMA Handshake	
Link Ports: 1 × CLK Speed Operation	. 32
Link Ports: 2 × CLK Speed Operation	. 33
Serial Ports	
JTAG Test Access Port & Emulation	. 38
OUTPUT DRIVE CURRENTS	. 39
POWER DISSIPATION	. 39
TEST CONDITIONS	
ENVIRONMENTAL CONDITIONS	. 41
240-LEAD METRIC PQFP PIN CONFIGURATIONS .	. 42
PACKAGE DIMENSIONS	
ORDERING GUIDE	43

### **FIGURES**

Figure 1. ADSP-21060/ADSP-21062 Block Diagram 1
Figure 2. ADSP-2106x System
Figure 3. Shared Memory Multiprocessing System6
Figure 4. ADSP-21060/ADSP-21062 Memory Map 7
Figure 5 Target Board Connector For ADSP-2106x
EZ-ICE Emulator (Jumpers in Place)
Figure 6. JTAG Scan Path Connections for Multiple
ADSP-2106x Systems11
Figure 7. JTAG Clocktree for Multiple ADSP-2106x
Systems
Figure 8. Clock Input
Figure 9. Reset
Figure 10. Interrupts
Figure 11. Timer
Figure 12. Flags
Figure 13. Memory Read—Bus Master
Figure 14. Memory Write—Bus Master19
Figure 15. Synchronous Read/Write—Bus Master21
Figure 16. Synchronous Read/Write—Bus Slave 23
Figure 17. Multiprocessor Bus Request & Host Bus
Request
Figure 18a. Synchronous REDY Timing
Figure 18b. Asynchronous Read/Write—Host to
ADSP-2106x27
Figure 19. Three-State Timing29
Figure 20. DMA Handshake Timing31
Figure 21. Link Ports
Figure 22. External Late Frame Sync
Figure 23. Serial Ports
Figure 24. IEEE 11499.1 JTAG Test Access Port38
Figure 25. ADSP-2106x Typical Drive Currents39
Figure 26. Output Enable/Disable40
Figure 27. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
Figure 28. Voltage Reference Levels for AC Measurements
(Except Output Enable/Disable)40
Figure 29. Typical Output Rise Time (10%–90% $V_{DD}$ ) vs.
Load Capacitance
Figure 30. Typical Output Rise Time (0.8 V –2.0 V) vs. Load
Capacitance
Figure 31. Typical Output Delay or Hold vs. Load Capacitance
(at Maximum Case Temperature)40

-2- REV. 0



### **GENERAL NOTE**

This data sheet represents production released specifications for the ADSP-21062 (5 V) processor, Revision 1.x. This data sheet also represents preliminary specifications for the ADSP-21062L (3.3 V), ADSP-21060 (5 V), and the ADSP-21060L (3.3 V) parts.

#### **GENERAL DESCRIPTION**

The ADSP-21062 and ADSP-21060 SHARC—Super Harvard ARchitecture Computers—are signal processing microcomputers that offer new capabilities and levels of performance. The ADSP-2106x SHARCs are 32-bit processors optimized for high performance DSP applications. The ADSP-2106x builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-2106x has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I shows performance benchmarks for the ADSP-2106x.

The ADSP-2106x SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features including a 4 Mbit SRAM memory (2 Mbit on the ADSP-21062), host processor interface, DMA controller, serial ports, and link port and parallel bus connectivity for glueless DSP multiprocessing.

Figure 1 shows a block diagram of the ADSP-2106x, illustrating the following architectural features:

Computation Units (ALU, Multiplier, and Shifter) with a Shared Data Register File

Data Address Generators (DAG1, DAG2)

Program Sequencer with Instruction Cache

Interval Timer

On-Chip SRAM

External Port for Interfacing to Off-Chip Memory & Peripherals Host Port & Multiprocessor Interface

**DMA Controller** 

Serial Ports & Link Ports

JTAG Test Access Port

Figure 2 shows a typical single-processor system. A multi-processing system is shown in Figure 3.

Table I. ADSP-21060/ADSP-21062 Benchmarks (@ 40 MHz)

1024-Pt. Complex FFT (Radix 4, with Digit Reverse)	0.46 ms	18,221 cycles
FIR Filter (per Tap)	25 ns	1 cycle
IIR Filter (per Biquad)	100 ns	4 cycles
Divide (y/x)	150 ns	6 cycles
Inverse Square Root $(1/\sqrt{x})$	225 ns	9 cycles
DMA Transfer Rate	240 Mbytes/s	

REV. 0 -3-

### ADSP-21000 FAMILY CORE ARCHITECTURE

The ADSP-2106x includes the following architectural features of the ADSP-21000 family core. The ADSP-21060 and ADSP-21062 are code- and function-compatible with the ADSP-21020.

### **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier, and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.




Figure 2. ADSP-2106x System

### **Data Register File**

A general purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

#### **Single-Cycle Fetch of Instruction & Two Operands**

The ADSP-2106x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

### **Instruction Cache**

The ADSP-2106x includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose

fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

#### **Data Address Generators with Hardware Circular Buffers**

The ADSP-2106x's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The ADSP-2106x's two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

#### **Flexible Instruction Set**

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-2106x can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

#### ADSP-21060/ADSP-21062 FEATURES

Augmenting the ADSP-21000 family core, the ADSP-21060 and ADSP-21062 add the following architectural features:

### **Dual-Ported On-Chip Memory**

The ADSP-21060 contains 4 megabits of on-chip SRAM, organized as two blocks of 2 Mbits each, which can be configured for different combinations of code and data storage. The ADSP-21062 includes a 2 Mbit SRAM, organized as two 1 Mbit blocks. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle.

On the ADSP-21060, the memory can be configured as a maximum of 128K words of 32-bit data, 256K words of 16-bit data, 80K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 4 megabits. On the ADSP-21062, the memory can be configured as a maximum of 64K words of 32-bit data, 128K words of 16-bit data, 40K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 2 megabits. All of the memory can be accessed as 16-bit, 32-bit, or 48-bit words.

A 16-bit floating-point storage format is supported which effectively doubles the amount of data that may be stored on chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-2106x's external port.

-4- REV. 0

### **Off-Chip Memory & Peripherals Interface**

The ADSP-2106x's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword off-chip address space is included in the ADSP-2106x's unified address space. The separate on-chip buses—for PM addresses, PM data, DM addresses, DM data, I/O addresses, and I/O data—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus.

Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-2106x provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold, and disable time requirements.

#### **Host Processor Interface**

The ADSP-2106x's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-2106x's external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-2106x's external bus with the host bus request  $(\overline{HBR})$ , host bus grant  $(\overline{HBG})$ , and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-2106x, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

### **DMA Controller**

The ADSP-2106x's on-chip DMA controller allows zerooverhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-2106x's internal memory and either external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-2106x's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16, 32, or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-2106x—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-2106xs, memory or I/O transfers). Four additional link port DMA channels are shared with serial port 1 and the external port. Programs can be downloaded to the ADSP-2106x using DMA transfers. Asynchronous off-chip peripherals can control two  $\overline{DMA}$  channels using DMA Request/Grant lines  $\overline{(\overline{DMAR}_{1-2}, \overline{DMAG}_{1-2})}$ . Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

#### **Serial Ports**

The ADSP-2106x features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at the full clock rate of the processor, providing each with a maximum data rate of 40 Mbit/s. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports offers TDM multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

### Multiprocessing

The ADSP-2106x offers powerful features tailored to multiprocessing DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-2106x's internal memory. Distributed bus arbitration logic is included on chip for simple, glueless connection of systems containing up to six ADSP-2106xs and a host processor. Master processor change-over incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible *read-modify-write* sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240 Mbytes/s over the link ports or external port. *Broadcast writes* allow simultaneous transmission of data to all ADSP-2106xs and can be used to implement reflective semaphores.

### **Link Ports**

The ADSP-2106x features six 4-bit link ports that provide additional I/O capabilities. The link ports can be clocked twice per cycle, allowing each to transfer 8 bits per cycle. Link port I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems.

The link ports can operate independently and simultaneously, with a maximum data throughput of 240 Mbytes/s. Link port data is packed into 32-bit or 48-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

#### **Program Booting**

The internal memory of the ADSP-2106x can be booted at system power-up from either an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the  $\overline{BMS}$  (Boot Memory Select), EBOOT (EPROM Boot), and LBOOT (Link/Host Boot) pins. 32-bit and 16-bit host processors can be used for booting.

REV. 0 –5–




Figure 3. Shared Memory Multiprocessing System

-6- REV. 0




Figure 4. ADSP-21060/ADSP-21062 Memory Map

#### **DEVELOPMENT TOOLS**

The ADSP-2106x is supported with a complete set of software and hardware development tools, including an EZ-LAB® Development Board, EZ-ICE® In-Circuit Emulator, and development software.

Analog Devices' ADSP-21000 Family Development Software includes an easy to use Assembler based on an algebraic syntax, an Assembly Library/Librarian, a Linker, an Instruction-level Simulator, an ANSI C optimizing Compiler, the CBug^ $^{\rm TM}$  C Source-Level Debugger, and a C Runtime Library including DSP and mathematical functions. The Optimizing Compiler includes Numerical C extensions based on the work of the ANSI Numerical C Extensions Group. Numerical C provides extensions to the C language for array selection, vector math operations, complex data types, circular pointers, and variably dimensioned arrays. The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.

The SHARC EZ-KIT combines the ADSP-21000 Family Development Software for the PC and the EZ-LAB Development Board in one package.

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks.

Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

Further details and ordering information are available in the *ADSP-21000 Family Hardware & Software Development Tools* data sheet (ADDS-210xx-TOOLS). This data sheet can be requested from any Analog Devices sales office, distributor, or the Literature Center.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards, multiprocessor SHARC VME boards, and daughter card modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC $^{\rm TM}$  module specification. Third party software tools include an Ada compiler, DSP libraries, operating systems, and block diagram design tools.

#### ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-2106x architecture and functionality. For detailed information on the ADSP-21000 Family core architecture and instruction set, refer to the *ADSP-2106x SHARC User's Manual*.

CBUG and SHARCPAC are trademarks of Analog Devices, Inc. EZ-ICE and EZ-LAB are registered trademarks of Analog Devices, Inc.

REV. 0 -7-

### PIN DESCRIPTIONS

ADSP-2106x pin definitions are listed below. All pins are identical on the ADSP-21060 and ADSP-21062. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for  $\overline{TRST}$ ).

Unused inputs should be tied or pulled to  $\overline{VDD}$  or  $\overline{GND}$ , except for  $\overline{ADDR}_{31-0}$ ,  $\overline{DATA}_{47-0}$ ,  $\overline{FLAG}_{3-0}$ ,  $\overline{SW}$ , and inputs that have internal pull-up or pull-down resistors ( $\overline{CPA}$ ,  $\overline{ACK}$ ,  $\overline{DTx}$ ,

DRx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

 $\begin{array}{ll} I = Input & S = Synchronous & P = Power Supply \\ (O/D) = Open \ Drain & O = Output & A = Asynchronous \\ G = Ground & (A/D) = Active \ Drive & \end{array}$ 

T = Three-State (when  $\overline{SBTS}$  is asserted, or when the ADSP-2106x is a bus slave)

Pin	Type	Function
ADDR <sub>31-0</sub>	I/O/T	<b>External Bus Address</b> . The ADSP-2106x outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the internal memory or IOP registers of other ADSP-2106xs. The ADSP-2106x inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.
DATA <sub>47-0</sub>	I/O/T	<b>External Bus Data</b> . The ADSP-2106x inputs and outputs data and instructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47–16 of the bus. 40-bit extended-precision floating-point data is transferred over bits 47–8 of the bus. 16-bit short word data is transferred over bits 31–16 of the bus. In PROM boot mode, 8-bit data is transferred over bits 23–16. Pull-up resistors on unused DATA pins are not necessary.
$\overline{MS}_{3\text{-}0}$	O/T	<b>Memory Select Lines</b> . These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the ADSP-2106x's system control register (SYSCON). The $\overline{MS}_{3-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{MS}_{3-0}$ lines are inactive; they are active however when a conditional memory access instruction is executed, whether or not the condition is true. $\overline{MS}_0$ can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system the $\overline{MS}_{3-0}$ lines are output by the bus master.
RD	I/O/T	<b>Memory Read Strobe</b> . This pin is asserted (low) when the ADSP-2106x reads from external memory devices or from the internal memory of other ADSP-2106xs. External devices (including other ADSP-2106xs) must assert $\overline{\text{RD}}$ to read from the ADSP-2106x's internal memory. In a multiprocessing system $\overline{\text{RD}}$ is output by the bus master and is input by all other ADSP-2106xs.
WR	I/O/T	<b>Memory Write Strobe</b> . This pin is asserted (low) when the ADSP-2106x writes to external memory devices or to the internal memory of other ADSP-2106xs. External devices must assert $\overline{WR}$ to write to the ADSP-2106x's internal memory. In a multiprocessing system $\overline{WR}$ is output by the bus master and is input by all other ADSP-2106xs.
PAGE	O/T	<b>DRAM Page Boundary</b> . The ADSP-2106x asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-2106x's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system PAGE is output by the bus master.
ADRCLK	O/T	Clock Output Reference. In a multiprocessing system ADRCLK is output by the bus master.
SW	I/O/T	<b>Synchronous Write Select</b> . This signal is used to interface the ADSP-2106x to synchronous memory devices (including other ADSP-2106xs). The ADSP-2106x asserts $\overline{SW}$ (low) to provide an early indication of an impending write cycle, which can be aborted if $\overline{WR}$ is not later asserted (e.g., in a conditional write instruction). In a multiprocessing system, $\overline{SW}$ is output by the bus master and is input by all other ADSP-2106xs to determine if the multiprocessor memory access is a read or write. $\overline{SW}$ is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to the ADSP-2106x(s).
ACK	I/O/S	<b>Memory Acknowledge</b> . External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-2106x deasserts ACK as an output to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave ADSP-2106x deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.

-8- REV. 0

Pin	Туре	Function			
SBTS	I/S	Suspend Bus Three-State. External devices can assert \$\overline{SBTS}\$ (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-2106x attempts to access external memory while \$\overline{SBTS}\$ is asserted, the processor will halt and the memory access will not be completed until \$\overline{SBTS}\$ is deasserted. \$\overline{SBTS}\$ should only be used to recover from host processor/ADSP-2106x deadlock, or used with a DRAM controller.			
$\overline{IRQ}_{2\text{-}0}$	I/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive.			
FLAG <sub>3-0</sub>	I/O/A	<b>Flag Pins</b> . Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.			
TIMEXP	О	<b>Timer Expired</b> . Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.			
HBR	I/A	<b>Host Bus Request</b> . Must be asserted by a host processor to request control of the ADSP-2106x's external bus. When $\overline{HBR}$ is asserted in a multiprocessing system, the ADSP-2106x that is bus master will relinquish the bus and assert $\overline{HBG}$ . To relinquish the bus, the ADSP-2106x places the address, data, select, and strobe lines in a high impedance state. $\overline{HBR}$ has priority over all ADSP-2106x bus requests $(\overline{BR}_{6-1})$ in a multiprocessing system.			
HBG	I/O	<b>Host Bus Grant</b> . Acknowledges an $\overline{HBR}$ bus request, indicating that the host processor may take control of the external bus. $\overline{HBG}$ is asserted (held low) by the ADSP-2106x until $\overline{HBR}$ is released. In a multiprocessing system, $\overline{HBG}$ is output by the ADSP-2106x bus master and is monitored by all others.			
$\overline{\text{CS}}$	I/A	Chip Select. Asserted by host processor to select the ADSP-2106x.			
REDY (O/D)	0	<b>Host Bus Acknowledge</b> . The ADSP-2106x deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSCON register to be active drive (A/D). REDY will only be output if the $\overline{\text{CS}}$ and $\overline{\text{HBR}}$ inputs are asserted.			
DMAR1	I/A	DMA Request 1 (DMA Channel 7).			
DMAR2	I/A	DMA Request 2 (DMA Channel 8).			
DMAG1	O/T	DMA Grant 1 (DMA Channel 7).			
DMAG2	O/T	DMA Grant 2 (DMA Channel 8).			
$\overline{BR}_{6-1}$	I/O/S	<b>Multiprocessing Bus Requests</b> . Used by multiprocessing ADSP-2106xs to arbitrate for bus mastership. An ADSP-2106x only drives its own $\overline{BR}x$ line (corresponding to the value of its $ID_{2-0}$ inputs) and monitors all others. In a multiprocessor system with less than six ADSP-2106xs, the unused $\overline{BR}x$ pins should be pulled high; the processor's own $\overline{BR}x$ line must not be pulled high or low because it is an output.			
${ m ID}_{2 ext{-}0}$	I	<b>Multiprocessing ID</b> . Determines which multiprocessing bus request $(\overline{BR1} - \overline{BR6})$ is used by ADSP-2106x. ID = 001 corresponds to $\overline{BR1}$ , ID = 010 corresponds to $\overline{BR2}$ , etc. ID = 000 in single-processor systems. These lines are a system configuration selection which should be hardwired or only changed at reset.			
RPBA	I/S	<b>Rotating Priority Bus Arbitration Select</b> . When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every ADSP-2106x. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-2106x.			
CPA (O/D)	I/O	Core Priority Access. Asserting its $\overline{CPA}$ pin allows the core processor of an ADSP-2106x bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{CPA}$ is an open drain output that is connected to all ADSP-2106xs in the system. The $\overline{CPA}$ pin has an internal 5 k $\Omega$ pull-up resistor. If core access priority is not required in a system, the $\overline{CPA}$ pin should be left unconnected.			
DTx	О	<b>Data Transmit</b> (Serial Ports 0, 1). Each DT pin has a 50 k $\Omega$ internal pull-up resistor.			
DRx	I	<b>Data Receive</b> (Serial Ports 0, 1). Each DR pin has a 50 k $\Omega$ internal pull-up resistor.			
TCLKx	I/O	<b>Transmit Clock</b> (Serial Ports 0, 1). Each TCLK pin has a 50 k $\Omega$ internal pull-up resistor.			
RCLKx	I/O	<b>Receive Clock</b> (Serial Ports 0, 1). Each RCLK pin has a 50 k $\Omega$ internal pull-up resistor.			

REV. 0 -9-

Pin	Туре	Function				
TFSx	I/O	Transmit Frame Sync (Serial Ports 0, 1).				
RFSx	I/O	Receive Frame Sync (Serial Ports 0, 1).				
LxDAT <sub>3-0</sub>	I/O	<b>Link Port Data</b> (Link Ports 0-5). Each LxDAT pin has a 50 k $\Omega$ internal pull-down resistor which is enabled or disabled by the LPDRD bit of the LCOM register.				
LxCLK	I/O	<b>Link Port Clock</b> (Link Ports 0-5). Each LxCLK pin has a 50 k $\Omega$ internal pull-down resistor which is enabled or disabled by the LPDRD bit of the LCOM register.				
LxACK	I/O	<b>Link Port Acknowledge</b> (Link Ports 0–5). Each LxACK pin has a 50 k $\Omega$ internal pull-down resistor which is enabled or disabled by the LPDRD bit of the LCOM register.				
EBOOT	I	<b>EPROM Boot Select</b> . When EBOOT is high, the ADSP-2106x is configured for booting from an 8-bit EPROM. When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See table below. This signal is a system configuration selection which should be hardwired.				
LBOOT	I	<b>Link Boot</b> . When LBOOT is high, the ADSP-2106x is configured for link port booting. When LBOOT is low, the ADSP-2106x is configured for host processor booting or no booting. See table below. This signal is a system configuration selection which should be hardwired.				
BMS	I/O/T*	<b>Boot Memory Select</b> . <i>Output</i> : Used as chip select for boot EPROM devices (when EBOOT = 1, LBOOT = 0). In a multiprocessor system, $\overline{BMS}$ is output by the bus master. <i>Input</i> : When low, indicates that no booting will occur and that ADSP-2106x will begin executing instructions from external memory. See table below. This input is a system configuration selection which should be hardwired.				
		*Three-statable only in EPROM boot mode (when $\overline{BMS}$ is an output).				
		$EBOOT$ $LBOOT$ $\overline{BMS}$ Booting Mode				
		$\begin{array}{cccccccccccccccccccccccccccccccccccc$				
CLKIN	I	<b>Clock In</b> . External clock input to the ADSP-2106x. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.				
RESET	I/A	<b>Processor Reset</b> . Resets the ADSP-2106x to a known state and begins execution at the program memory location specified by the hardware reset vector address. This input must be asserted (low) at power-up.				
TCK	I	Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.				
TMS	I/S	<b>Test Mode Select (JTAG)</b> . Used to control the test state machine. TMS has a 20 $k\Omega$ internal pull-up resistor.				
TDI	I/S	<b>Test Data Input (JTAG)</b> . Provides serial data for the boundary scan logic. TDI has a 20 k $\Omega$ internal pull-up resistor.				
TDO	О	Test Data Output (JTAG). Serial scan output of the boundary scan path.				
TRST	I/A	<b>Test Reset (JTAG)</b> . Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-2106x. $\overline{TRST}$ has a 20 k $\Omega$ internal pull-up resistor.				
EMU	О	Emulation Status. Must be connected to the ADSP-2106x EZ-ICE target board connector only.				
ICSA	О	Reserved, leave unconnected.				
VDD	P	Power Supply; nominally +5.0 V dc for 5 V devices or +3.3 V dc for 3.3 V devices. (30 pins)				
GND	G	Power Supply Return. (30 pins)				
NC		<b>Do Not Connect</b> . Reserved pins which must be left open and unconnected.				

-10- REV. 0

#### TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN (optional), TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The length of the traces between the connector and the ADSP-2106x's JTAG pins should be as short as possible.




Figure 5. Target Board Connector For ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location — you must remove Pin 3 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec.

The BTMS, BTCK,  $\overline{BTRST}$ , and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the BXXX pins and the XXX pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie  $\overline{BTRST}$  to GND and tie or pull up BTCK to  $\overline{VDD}$ . The  $\overline{TRST}$  pin must be asserted after power-up (through  $\overline{BTRST}$  on the connector) or held low for proper operation of the ADSP-2106x. None of the BXXX pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:

Signal	Termination
TMS	Driven through 22 Ω Resistor (16 μA/–3.2 μA Driver)
TCK	Driven at 10 MHz through 22 Ω Resistor (16 μA/–
	3.2 µA Driver)
<b>TRST</b>	Driven by Open-Drain Driver* (Pulled Up by On-
	Chip 20 kΩ Resistor)
TDI	Driven by 16 μA/–3.2 μA Driver
TDO	One TTL Load, No Termination
CLKIN	One TTL Load, No Termination (Optional Signal)
$\overline{\mathrm{EMU}}$	4.7 kΩ Pull-Up Resistor, One TTL Load (Open-Drain
	Output from ADSP-2106xs)

<sup>\*</sup>TRST is driven low until the EZ-ICE probe is turned on by the EZ-ICE software (after the invocation command).

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.




Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems

REV. 0 –11–

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a *synchronous* manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-2106x processors and the CLKIN pin on the EZ-ICE header *must be minimal.* If the skew is too large, synchronous operations may be off by one cycle between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and  $\overline{\rm EMU}$ 

should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-2106xs (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 7 "JTAG Clock Tree" and "Clock Distribution" in the "High Frequency Design Considerations" section of the *ADSP-2106x User's Manual*.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO,  $\overline{\text{EMU}}$  and  $\overline{\text{TRST}}$  are not critical signals in terms of skew.




Figure 7. JTAG Clocktree for Multiple ADSP-2106x Systems

-12- REV. 0

### **SPECIFICATIONS**

### RECOMMENDED OPERATING CONDITIONS

		K Grade			
Parameter			Max	Units	
$\overline{ m V_{DD}}$	Supply Voltage	4.75	5.25	V	
$T_{CASE}$	Case Operating Temperature	0	+85	°C	

See "Environmental Conditions" for information on thermal specifications.

### **ELECTRICAL CHARACTERISTICS (5 V Supply)**

Parameter		Test Conditions	Min	Max	Units	
$\overline{V_{\mathrm{IH1}}}$	High Level Input Voltage <sup>1</sup>	$@V_{DD} = max$	2.0	$V_{\rm DD} + 0.5$	V	
$V_{\mathrm{IH2}}$	High Level Input Voltage <sup>2</sup>	$@V_{DD} = max$	2.2	$V_{\mathrm{DD}} + 0.5$		
$V_{IH3}$	High Level Input Voltage <sup>3</sup>	$@V_{DD} = max$	2.4	$V_{ m DD} + 0.5$	V	
$V_{\rm IL}$	Low Level Input Voltage <sup>1, 2, 3</sup>	$@V_{DD} = min$	-0.5	0.8	V	
$V_{OH}$	High Level Output Voltage <sup>4</sup>	$@V_{DD} = min, I_{OH} = -2.0 \text{ mA}^5$	4.1		V	
$V_{OL}$	Low Level Output Voltage <sup>4</sup>	$@V_{DD} = min, I_{OL} = 4.0 \text{ mA}^5$		0.4	V	
$I_{IH}$	High Level Input Current <sup>6, 7</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA	
${ m I}_{ m IL}$	Low Level Input Current <sup>6</sup>	$@V_{DD} = max, V_{IN} = 0 V$		10	μA	
$I_{ILP}$	Low Level Input Current <sup>7</sup>	$@V_{DD} = max, V_{IN} = 0 V$		150	μA	
$I_{OZH}$	Three-State Leakage Current <sup>8, 9, 10, 11</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA	
$I_{OZL}$	Three-State Leakage Current <sup>8, 12</sup>	$@V_{DD} = max, V_{IN} = 0 V$		10	μA	
$I_{OZHP}$	Three-State Leakage Current <sup>12</sup>	$@V_{DD} = max, V_{IN} = V_{DD} max$		350	μA	
$I_{OZLC}$	Three-State Leakage Current <sup>12</sup>	$@V_{DD} = max, V_{IN} = 0 V$		1.5	mA	
$I_{OZLA}$	Three-State Leakage Current <sup>13</sup>	$@V_{DD} = max, V_{IN} = 0 V$		350	μA	
$I_{OZLAR}$	Three-State Leakage Current <sup>13</sup>	$@V_{DD} = max, V_{IN} = 1.5 \text{ V}$		4.2	mA	
$I_{OZLS}$	Three-State Leakage Current <sup>9</sup>	$@V_{DD} = max, V_{IN} = 0 V$		150	μA	
$I_{ m DDIN}$	Supply Current (Internal) <sup>14</sup>	$t_{\rm CK} = 25 \text{ ns}, V_{\rm DD} = \text{max}$		850	mA	
$I_{\mathrm{DDIDLE}}$	Supply Current (Idle) <sup>15</sup>	$V_{DD} = max$		200	mA	
$C_{IN}$	Input Capacitance <sup>16, 17</sup>	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		4.7	pF	

Specifications subject to change without notice.

REV. 0 -13-

<sup>&</sup>lt;sup>1</sup>Applies to input and bidirectional pins: DATA 47.0, ADDR 31.0, RD, WR, SW, ACK, SBTS, IRQ 2.0, FLAG 3.0, HBG, CS, DMARI, DMAR2, BR 6.1, ID 2.0, RPBA, CPA, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK. <sup>2</sup>Applies to input pins: CLKIN, RESET, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.

 $<sup>^4</sup>$ Applies to output and bidirectional pins: DATA $_{47.0}$ , ADDR $_{31.0}$ ,  $\overline{MS}_{3.0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG $_{3.0}$ , TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAGI}$ , DMAG2, BR<sub>6-1</sub>, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK, BMS, TDO, EMU, ICSA. <sup>5</sup>See "Output Drive Currents" for typical drive current capabilities.

<sup>&</sup>lt;sup>6</sup>Applies to input pins: SBTS, IRQ<sub>2-0</sub>, HBR, CS, DMARI, DMAR2, ID<sub>2-0</sub>, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.

<sup>&</sup>lt;sup>7</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.

8 Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub>, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAG1, DMAG2, BMS, TDO, EMU. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-2106x is not requesting bus

<sup>&</sup>lt;sup>9</sup>Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

 $<sup>^{10}</sup>$ Applies to  $\overline{\text{CPA}}$  pin.

<sup>&</sup>lt;sup>11</sup>Applies to ACK pin when pulled up.

<sup>&</sup>lt;sup>12</sup>Applies to three-statable pins with internal pull-downs: LxDAT<sub>3-0</sub>, LxCLK, LxACK.

<sup>13</sup>Applies to ACK pin when keeper latch enabled. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-2106x is not requesting bus mastership).

<sup>&</sup>lt;sup>14</sup>Applies to V<sub>DD</sub> pins. See "Power Dissipation" for calculation of external supply current (at EVDD pins) and total supply current. Conditions of operation: Executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from each internal memory block, and one DMA transfer occurring from/to internal memory at  $t_{CK} = 25$  ns. At  $t_{CK} = 30$  ns, IDDIN = 750 mA max.

 $<sup>^{15}</sup>$ Applies to  $V_{\mathrm{DD}}$  pins. Idle denotes ADSP-2106x state during execution of IDLE instruction.

<sup>&</sup>lt;sup>16</sup>Applies to all signal pins.

<sup>&</sup>lt;sup>17</sup>Guaranteed but not tested.

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage0.3 V to +7 V
Input Voltage $-0.3 \text{ V}$ to $V_{DD}$ + $0.5 \text{ V}$
Output Voltage Swing $-0.3 \text{ V}$ to $V_{DD} + 0.5 \text{ V}$
Load Capacitance
Junction Temperature Under Bias 130°C
Storage Temperature Range65°C to +150°C
Lead Temperature (5 seconds) +280°C
*Stresses greater than those listed above may cause permanent damage to the
device. These are stress ratings only, and functional operation of the device at these
or any other conditions greater than those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect device reliability.

### PRELIMINARY 3.3 V DC SPECIFICATIONS

All of the preceding dc specifications can be applied as preliminary specifications to the 3.3 V ADSP-21060L and ADSP-21062L processors except for those listed below.

Recommended Operating Conditions (Preliminary 3.3 V)  $V_{\rm DD} = 3.0$  V min 3.6 V max

Electrical Characteristics (Preliminary 3.3 V)

 $V_{OH}$  (@  $V_{DD}$  = min,  $I_{OH}$  = -2.0 mA) = 2.4 V min

 $I_{\rm DDIN} = 530 \text{ mA max}$ 

 $I_{DDIDLE} = 100 \text{ mA max}$ 

Absolute Maximum Ratings (Preliminary 3.3 V) Supply Voltage = -0.3 V to 4.6 V

#### ESD SENSITIVITY

ESD The ADSP-2106x processors are ESD (electrostatic discharge) sensitive devices. Electrostatic charges readily accumulate on the human body and equipment and can discharge without detection. Permanent damage may occur to devices subjected to high energy electrostatic discharges.

The ADSP-2106x processors include proprietary ESD protection circuitry to dissipate high energy discharges. Per method 3015 of MIL-STD-883, the ADSP-2106x processors have been classified as a Class 2 device.

Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.



### TIMING SPECIFICATIONS

#### **GENERAL NOTES**

This data sheet represents production released specifications for silicon revision 1.x ADSP-21062 (5 V). This data sheet also represents preliminary specifications for the ADSP-21062L (3.3 V), ADSP-21060 (5 V), and the ADSP-21060L (3.3 V). The specification data contained within brackets, [], represents preliminary specifications for silicon revision 2.x of the ADSP-21062.

Two speed grades of the ADSP-2106x will be offered, 40 MHz and 33.3 MHz. The specifications shown are based on a CLKIN frequency of 40 MHz ( $t_{\rm CK}$  = 25 ns). The DT derating allows specifications at other CLKIN frequencies (within the min–max range of the  $t_{\rm CK}$  specification; see "Clock Input" below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns:

$$DT = t_{CK} - 25 \ ns$$

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect

statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

See Figure 28 under "Test Conditions" for voltage reference levels.

Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

(O/D) = Open Drain

(A/D) = Active Drive

-14- REV. 0

		40 MHz		33.3 MHz		
Parameter		Min	Max	Min	Max	Units
Clock Inpu	ıt					
Timing Requ	uirements:					
$t_{CK}$	CLKIN Period	25	100	30	100	ns
$t_{CKL}$	CLKIN Width Low	7		7		ns
$t_{CKH}$	CLKIN Width High	5		5		ns
$t_{CKRF}$	CLKIN Rise/Fall (0.4 V-2.0 V)		3		3	ns




Figure 8. Clock Input

Parameter		Min	Max	Units
Reset				
Timing Requir				
$t_{\mathrm{WRST}}$	RESET Pulse Width Low <sup>1</sup>	4t <sub>CK</sub>		ns
t <sub>SRST</sub>	RESET Setup Before CLKIN High <sup>2</sup>	14 + DT/2	$t_{CK}$	ns

#### NOTES

 $^1$ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable  $V_{\rm DD}$  and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-2106xs must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-2106xs communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.




Figure 9. Reset

Parameter	Min	Max	Units
		12 + 3DT/4	ns ns ns

#### NOTES

 $^{1}$ Only required for  $\overline{IRQx}$  recognition in the following cycle.

 $<sup>^{2}</sup>$ Applies only if  $t_{SIR}$  and  $t_{HIR}$  requirements are not met.




Figure 10. Interrupts

REV. 0 -15-

Parameter		Min	Max	Units
Timer				
Switching Chara				
$t_{DTEX}$	CLKIN High to TIMEXP		15	ns




Figure 11. Timer

Parameter	•	Min	Max	Units
Flags Timing Req t <sub>SFI</sub> t <sub>HFI</sub> t <sub>DWRFI</sub> t <sub>HFIWR</sub>	uirements:  FLAG3-0 <sub>IN</sub> Setup Before CLKIN High <sup>1</sup> FLAG3-0 <sub>IN</sub> Hold After CLKIN High <sup>1</sup> FLAG3-0 <sub>IN</sub> Delay After RD/WR Low <sup>1</sup> FLAG3-0 <sub>IN</sub> Hold After RD/WR Deasserted <sup>1</sup>	8 + 5DT/16 0 - 5DT/16 0	5 + 7DT/16	ns ns ns
Switching C t <sub>DFO</sub> t <sub>HFO</sub> t <sub>DFOE</sub>	Characteristics: FLAG3-0 <sub>OUT</sub> Delay After CLKIN High FLAG3-0 <sub>OUT</sub> Hold After CLKIN High CLKIN High to FLAG3-0 <sub>OUT</sub> Enable	4 3	16	ns ns ns
$t_{DFOD}$	CLKIN High to FLAG3-0 <sub>OUT</sub> Disable		14	ns

#### NOTE

 $<sup>^1\</sup>mathrm{Flag}$  inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.




Figure 12. Flags

### Memory Read—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-2106x is the bus master accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see "Synchronous Read/Write - Bus Master" below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

Parameter		Min	Max	Units
Timing Requi	rements:			
$t_{\mathrm{DAD}}$	Address Delay to Data Valid <sup>1</sup>		17 + DT + W	ns
$t_{\mathrm{DRLD}}$	RD Low to Data Valid <sup>1</sup>		11 + 5DT/8 + W	ns
$t_{HDA}$	Data Hold from Address <sup>2</sup>	1 [0.5]		ns
$t_{HDRH}$	Data Hold from $\overline{\mathrm{RD}}$ High <sup>2</sup>	2.5 [2.0]		ns
$t_{DAAK}$	ACK Delay from Address <sup>3</sup>		12 + 7DT/8 + W	ns
$t_{DSAK}$	ACK Delay from RD Low <sup>3</sup>		7 + DT/2 + W	ns
Switching Ch	aracteristics:			
$t_{\mathrm{DRHA}}$	Address Hold After RD High	0 + H		
$t_{\mathrm{DARL}}$	Address to RD Low	2 + 3DT/8		ns
$t_{RW}$	RD Pulse Width	12.5 + 5DT/8 + W		ns
$t_{RWR}$	$\overline{RD}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAG}x$ Low	7 + 3DT/8 + HI		ns
$t_{SADADC}$	Address Setup Before ADRCLK High	0 + DT/4		ns

Numbers shown in brackets, [] represent preliminary specifications for the ADSP-21062, silicon revision 2.x, 3.3 V and 5.0 V.

 $W = \text{(number of wait states specified in WAIT register)} \times t_{CK}$ 

 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

 $^{1}$ Data Delay/Setup: User must meet  $t_{DAD}$  or  $t_{DRLD}$  or synchronous spec  $t_{SSDATI}$ .




Figure 13. Memory Read—Bus Master

REV. 0 -17-

<sup>&</sup>lt;sup>2</sup>Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous spec t<sub>HDATI</sub>. See "system hold time calculation" under "test conditions" for the calculation of hold times given capacitive and dc loads.  $^3$ ACK Delay/Setup: User must meet  $t_{DAAK}$  or  $t_{HDRH}$  or synchronous specification  $t_{SACKC}$ .

### Memory Write—Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-2106x is the bus master accessing external memory space. These switching

characteristics also apply for bus master synchronous read/write timing (see "Synchronous Read/Write-Bus Master"). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).

Parameter		Min	Max	Units
Timing Requ	irements: ACK Delay from Address <sup>1</sup>		12 + 7DT/8 +W	ns
$t_{ m DAAK}$ $t_{ m DSAK}$	ACK Delay from WR Low <sup>1</sup>		7 + DT/2 + W	ns
Switching Cl	naracteristics:			
$t_{\mathrm{DAWH}}$	Address, Selects to WR Deasserted	17 + 15DT/16 +W		ns
$t_{DAWL}$	Address, Selects to $\overline{WR}$ Low	3 + 3DT/8		ns
$t_{WW}$	WR Pulse Width	12 + 9DT/16 +W		ns
$t_{ m DDWH}$	Data Setup before WR High	7 + DT/2 + W		ns
$t_{DWHA}$	Address Hold after WR Deasserted	0 + DT/16 + H		ns
$t_{DATRWH}$	Data Disable after $\overline{\mathrm{WR}}$ Deasserted <sup>2</sup>	0 + DT/16 + H	7 + DT/16 + H	ns
$t_{WWR}$	$\overline{WR}$ High to $\overline{WR}$ , $\overline{RD}$ , $\overline{DMAG}$ x Low	8 + 7DT/16 + H		ns
$t_{ m DDWR}$	Data Disable before WR or RD Low	4 [5] + 3DT/8 + I		ns
$t_{\mathrm{WDE}}$	WR Low to Data Enabled	-1 + DT/16		ns
t <sub>SADADC</sub>	Address, Selects to ADRCLK High	0 + DT/4		ns

Numbers shown in brackets, [] represent preliminary specifications for the ADSP-21062, silicon revision 2.x, 3.3 V and 5.0 V.

-18-REV. 0

 $W = \text{(number of wait states specified in WAIT register)} \times t_{CK}. \\ H = t_{CK} \text{ (if an address hold cycle occurs, as specified in WAIT register; otherwise } H = 0).$ 

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).

<sup>&</sup>lt;sup>1</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub>.

<sup>2</sup>See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and dc loads.




Figure 14. Memory Write—Bus Master

REV. 0 -19-

### Synchronous Read/Write—Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-2106x (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see "Memory Read—Bus Master" and "Memory Write—Bus Master").

When accessing a slave ADSP-2106x, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see "Synchronous Read/Write—Bus Slave"). The slave ADSP-2106x must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Parameter		Min	Max	Units
Timing Requ	irements:			
$t_{SSDATI}$	Data Setup Before CLKIN	3 + DT/8		ns
$t_{HSDATI}$	Data Hold After CLKIN	3.5 - DT/8		ns
$t_{DAAK}$	ACK Delay After Address, MSx, SW, BMS		12 + 7 DT/8 + W	ns
$t_{SACKC}$	ACK Setup Before CLKIN	6.5 + DT/4		ns
$t_{\text{HACKC}}$	ACK Hold After CLKIN	-1 - DT/4		ns
Switching Ci	haracteristics:			
$t_{\rm DADRO}$	Address, MSx, BMS, SW Delay After CLKIN		8 – DT/8	ns
$t_{\rm HADRO}$	Address, MSx, BMS, SW Hold After CLKIN	-1 - DT/8		ns
$t_{DPGC}$	PAGE Delay After CLKIN	9 + DT/8	16 + DT/8	ns
$t_{DRDO}$	RD High Delay After CLKIN	-3 - DT/8	4 – DT/8	ns
$t_{\rm DWRO}$	WR High Delay After CLKIN	-3 - 3DT/16	4 - 3DT/16	ns
$t_{DRWL}$	RD/WR Low Delay After CLKIN	8 + DT/4	12.5 + DT/4	ns
$t_{SDDATO}$	Data Delay After ČLKIN		19 + 5DT/16	ns
$t_{DATTR}$	Data Disable After CLKIN <sup>1</sup>	0 - DT/8	7 – DT/8	ns
$t_{DADCCK}$	ADRCLK Delay After CLKIN	4 + DT/8	10 + DT/8	ns
$t_{ADRCK}$	ADRCLK Period	$t_{CK}$		ns
$t_{ADRCKH}$	ADRCLK Width High	$(t_{\rm CK}/2-2)$		ns
$t_{ADRCKL}$	ADRCLK Width Low	$(t_{\rm CK}/2-2)$		ns

W =(number of Wait states specified in WAIT register)  $\times t_{CK}$ .

NOTE

-20- REV. 0

<sup>&</sup>lt;sup>1</sup>See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and dc loads.




Figure 15. Synchronous Read/Write—Bus Master

REV. 0 -21-

### Synchronous Read/Write—Bus Slave

Use these specifications for ADSP-2106x bus master accesses of a slave's IOP registers or internal memory (in multiprocessor

memory space). The bus master must meet these (bus slave) timing requirements.

Parameter		Min	Max	Units
Timing Requi	irements:			
$t_{SADRI}$	Address, <del>SW</del> Setup Before CLKIN	15.5 [15] + DT/2		ns
$t_{HADRI}$	Address, <del>SW</del> Hold Before CLKIN		5 + DT/2	ns
$t_{SRWLI}$	RD/WR Low Setup Before CLKIN <sup>1</sup>	10.5 + 5DT/16		ns
$t_{HRWLI}$	RD/WR Low Hold After CLKIN <sup>2</sup>	-4 - 5DT/16	5 + 7DT/16	ns
$t_{RWHPI}$	RD/WR Pulse High	3		ns
$t_{SDATWH}$	Data Setup Before WR High	5		ns
$t_{\rm HDATWH}$	Data Hold After $\overline{ m WR}$ High	2		ns
Switching Ch	naracteristics:			
$t_{\rm SDDATO}$	Data Delay After CLKIN		19 + 5DT/16	ns
$t_{DATTR}$	Data Disable After CLKIN <sup>3</sup>	0 - DT/8	7 - DT/8	ns
$t_{DACKAD}$	ACK Delay After Address, $\overline{\text{SW}}^4$		10	ns
$t_{ACKTR}$	ACK Disable After CLKIN <sup>3</sup>	-1 - DT/8	7 – DT/8	ns

Numbers shown in brackets, [ ] represent preliminary specifications for the ADSP-21062, silicon revision 2.x, 3.3 V and 5.0 V.

-22-REV. 0

 $t_{SRWLI}$  (min) = 10.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled,  $t_{SRWLI}$  (min) = 6 + DT/8.

<sup>&</sup>lt;sup>2</sup>t<sub>HRWLI</sub> (max) = 5 + 7DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t<sub>HRWLI</sub> (max) = 8 + 7DT/16.

<sup>&</sup>lt;sup>3</sup>See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and dc loads.

<sup>4</sup>t<sub>DACKAD</sub> is true only if the address and  $\overline{SW}$  inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and  $\overline{SW}$  inputs have setup times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t<sub>ACKTR</sub>.




Figure 16. Synchronous Read/Write—Bus Slave

REV. 0 -23-

### **Multiprocessor Bus Request & Host Bus Request**

Use these specifications for passing of bus mastership between multiprocessing ADSP-2106xs (BRx) or a host processor (HBR, HBG).

Parameter		Min	Max	Units
Timing Requi	irements:			
$t_{\rm HBGRCSV}$	$\overline{\text{HBG}}$ Low to $\overline{\text{RD}}/\overline{\text{WR}}/\overline{\text{CS}}$ Valid <sup>1</sup>		20 + 5DT/4	ns
$t_{SHBRI}$	HBR Setup Before CLKIN <sup>2</sup>	20 + 3DT/4		ns
$t_{HHBRI}$	HBR Hold Before CLKIN <sup>2</sup>		14 + 3DT/4	ns
$t_{SHBGI}$	HBG Setup Before CLKIN	13 + DT/2		ns
$t_{HHBGI}$	HBG Hold Before CLKIN High		6 + DT/2	ns
$t_{SBRI}$	BRx, CPA Setup Before CLKIN <sup>3</sup>	14 + DT/2		ns
$t_{HBRI}$	BRx, CPA Hold Before CLKIN High		5 + DT/2	ns
$t_{SRPBAI}$	RPBA Setup Before CLKIN	20 + 3DT/4		ns
$t_{HRPBAI}$	RPBA Hold Before CLKIN		12 + 3DT/4	ns
Switching Ch	aracteristics:			
$t_{ m DHBGO}$	HBG Delay After CLKIN		7 – DT/8	ns
$t_{\rm HHBGO}$	HBG Hold After CLKIN	-2 - DT/8		ns
$t_{\mathrm{DBRO}}$	BRx Delay After CLKIN		7 - DT/8	ns
$t_{ m HBRO}$	BRx Hold After CLKIN	-2 - DT/8		ns
$t_{DCPAO}$	CPA Low Delay After CLKIN		7 – DT/8	ns
$t_{TRCPA}$	CPA Disable After CLKIN	-2 - DT/8	4.5 - DT/8	ns
$t_{DRDYCS}$	REDY (O/D) or (A/D) Low from $\overline{CS}$ and $\overline{HBR}$ Low <sup>4</sup>		8.5	ns
$t_{TRDYHG}$	REDY (O/D) Disable or REDY (A/D) High from $\overline{\text{HBG}}^4$	44 + 27DT/16		ns
$t_{ARDYTR}$	REDY (A/D) Disable from CS or HBR High <sup>4</sup>		10	ns

### NOTES

REV. 0 -24-

 $<sup>^{1}</sup>$ For first asynchronous access after  $\overline{HBR}$  and  $\overline{CS}$  asserted, ADDR 31-0 must be a non-MMS value 1/2  $t_{CK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after HBG goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted. <sup>2</sup>Only required for recognition in the current cycle.

 $<sup>{}^{3}\</sup>overline{CPA}$  assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

 $<sup>^{4}(</sup>O/D)$  = open drain, (A/D) = active drive.




Figure 17. Multiprocessor Bus Request & Host Bus Request

REV. 0 -25-

### Asynchronous Read/Write—Host to ADSP-2106x

Use these specifications for asynchronous host processor accesses of an ADSP-2106x, after the host has asserted  $\overline{CS}$  and  $\overline{HBR}$  (low). After  $\overline{HBG}$  is returned by the ADSP-2106x, the host can

drive the  $\overline{RD}$  and  $\overline{WR}$  pins to access the ADSP-2106x's internal memory or IOP registers. HBR and HBG are assumed low for this timing.

Parameter		Min	Max	Units
Read Cycle				
Timing Require	ements:			
t <sub>SADRDL</sub>	Address Setup/CS Low Before RD Low <sup>1</sup>	0		ns
$t_{HADRDH}$	Address Hold/CS Hold Low After RD	0		ns
$t_{WRWH}$	RD/WR High Width	6		ns
$t_{DRDHRDY}$	RD High Delay After REDY (O/D) Disable	1		ns
$t_{DRDHRDY}$	$\overline{\mathrm{RD}}$ High Delay After REDY (A/D) Disable	0		ns
Switching Cha.	racteristics:			
$t_{SDATRDY}$	Data Valid Before REDY Disable from Low	2		ns
$t_{DRDYRDL}$	REDY (O/D) or (A/D) Low Delay After RD Low		10	ns
$t_{RDYPRD}$	REDY (O/D) or (A/D) Low Pulse			
	Width for Read	45 + DT		ns
$t_{HDARWH}$	Data Disable After RD High	0	9	ns
Write Cycle				
Timing Require	ements:			
$t_{SCSWRL}$	$\overline{CS}$ Low Setup Before $\overline{WR}$ low	0		
$t_{HCSWRH}$	$\overline{CS}$ Low Hold After $\overline{WR}$ high	0		
$t_{SADWRH}$	Address Setup Before WR High	5		ns
$t_{HADWRH}$	Address Hold After WR High	2		ns
$t_{WWRL}$	WR Low Width	10		ns
$t_{WRWH}$	RD/WR High Width	6		ns
$t_{DWRHRDY}$	WR High Delay After REDY			
	(O/D) or (A/D) Disable	2		ns
$t_{SDATWH}$	Data Setup Before WR High	5		ns
$t_{HDATWH}$	Data Hold After WR High	2		ns
Switching Cha	racteristics:			
$t_{DRDYWRL}$	REDY (O/D) or (A/D) Low Delay			
	After WR/CS Low		10	ns
$t_{RDYPWR}$	REDY (O/D) or (A/D) Low Pulse			
	Width for Write	15		ns
$t_{SRDYCK}$	REDY (O/D) or (A/D) Disable to CLKIN	1 + 7DT/16	10 + 7DT/16	ns

### NOTE

 $<sup>^{1}</sup>$ Not required if RD and address are valid  $t_{HBGRCSV}$  after HBG goes low. For first access after  $\overline{HBR}$  asserted, ADDR 31-0 must be a non-MMS value 1/2  $t_{CLK}$  before  $\overline{RD}$  or  $\overline{WR}$  goes low or by  $t_{HBGRCSV}$  after HBG goes low. This is easily accomplished by driving an upper address signal high when  $\overline{HBG}$  is asserted.





Figure 18a. Synchronous REDY Timing

-26- REV. 0

### READ CYCLE



### WRITE CYCLE




Figure 18b. Asynchronous Read/Write—Host to ADSP-2106x

REV. 0 -27-

### Three-State Timing—Bus Master, Bus Slave, $\overline{HBR}$ , $\overline{SBTS}$

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the  $\overline{SBTS}$  pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the  $\overline{SBTS}$  pin.

Parameter		Min	Max	Units
Timing Requi	irements:			
$t_{STSCK}$	SBTS Setup Before CLKIN	13 + DT/2		ns
$t_{\text{HTSCK}}$	SBTS Hold Before CLKIN		6 + DT/2	ns
Switching Ch	naracteristics:			
$t_{ m MIEN}$	Memory Select/Interface Enable After CLKIN <sup>1</sup>	-2.5 - DT/8		ns
$t_{MITRA}$	Address Select/Disable After CLKIN		3 - DT/4	ns
$t_{MITRS}$	Strobes Disable After CLKIN <sup>2</sup>		4.5 - DT/4	ns
$t_{MITRHG}$	HBG Disable After CLKIN		5.5 - DT/4	ns
$t_{DATEN}$	Data Enable After CLKIN <sup>3</sup>	9 + 5DT/16		ns
$t_{DATTR}$	Data Disable After CLKIN <sup>3</sup>	0 – DT/8	7 – DT/8	ns
$t_{ACKEN}$	ACK Enable After CLKIN <sup>3</sup>	9 + DT/4		ns
$t_{ACKTR}$	ACK Disable After CLKIN <sup>3</sup>	-1 - DT/8	7 – DT/8	ns
$t_{ADCEN}$	ADRCLK Enable After CLKIN	-2 - DT/8		ns
$t_{ADCTR}$	ADRCLK Disable After CLKIN		8 – DT/4	ns
$t_{MTRHBG}$	Memory Interface Disable Before HBG Low <sup>1</sup>	-1 + DT/8		ns
$t_{MENHBG}$	Memory Interface Enable After HBG High <sup>1</sup>	18 + DT		ns

#### NOTES

-28- REV. 0

 $<sup>\</sup>label{eq:memory_interface} \begin{subarray}{l} $^{1}$Memory $\underline{Interface}$ = $\underline{Address}$, $\overline{RD}$, $\overline{WR}$, $\overline{MS}x$, $\overline{SW}$, $\overline{HBG}$, $PAGE$, $\overline{DMAG}x$, $\overline{BMS}$ (in EPROM boot mode). \\ \end{subarray}$ 

 $<sup>^{2}</sup>$ Strobes =  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , PAGE,  $\overline{DMAG}$ .

<sup>&</sup>lt;sup>3</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.




Figure 19. Three-State Timing

REV. 0 -29-

#### **DMA Handshake**

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode, DMAG controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR31-0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ , PAGE,  $\overline{\text{MS}}$ 3-0, ACK, and  $\overline{\text{DMAG}}$  signals. For Paced Master mode, the data

transfer is controlled by ADDR31-0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}$ 3-0, and ACK (not  $\overline{DMAG}$ ). For Paced Master mode, the "Memory Read–Bus Master," "Memory Write–Bus Master," and "Synchronous Read/Write–Bus Master" timing specifications for ADDR31-0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}$ 3-0,  $\overline{SW}$ , PAGE, DATA47-0, and ACK also apply.

Parameter		Min	Max	Units
Timing Requi	rements:			
$t_{ m SDRLC}$	DMARx Low Setup Before CLKIN <sup>1</sup>	5		ns
$t_{SDRHC}$	DMARx High Setup Before CLKIN <sup>1</sup>	5		ns
$t_{ m WDR}$	DMARx Width Low (Nonsynchronous)	6		ns
t <sub>SDATDGL</sub>	Data Setup After DMAGx Low <sup>2</sup>		10 + 5DT/8	ns
$t_{HDATIDG}$	Data Hold After DMAGx High	2		ns
$t_{DATDRH}$	Data Valid After DMAGx High <sup>2</sup>		16 + 7DT/8	ns
$t_{DMARLL}$	DMAGx Low Edge to Low Edge	23 + 7DT/8		ns
$t_{DMARH}$	DMAGx Width High	6		ns
Switching Ch	aracteristics:			
$t_{ m DDGL}$	DMAGx Low Delay After CLKIN	9 + DT/4	15 + DT/4	ns
$t_{\mathrm{WDGH}}$	DMAGx High Width	6 + 3DT/8		ns
$t_{\mathrm{WDGL}}$	DMAGx Low Width	12 + 5DT/8		ns
$t_{ m HDGC}$	DMAGx High Delay After CLKIN	-2 - DT/8	6 - DT/8	ns
$t_{VDATDGH}$	Data Valid Before DMAGx High <sup>3</sup>	8 + 9DT/16		ns
$t_{DATRDGH}$	Data Disable After DMAGx High <sup>4</sup>	0	7	ns
$t_{DGWRF}$	$\overline{\text{WR}}$ Low Before $\overline{\text{DMAG}}$ x Low	0	2	ns
$t_{DGWRH}$	DMAGx Low Before WR High	10 + 5DT/8 + W		ns
$t_{DGWRR}$	WR High Before DMAGx High	1 + DT/16	3 + DT/16	ns
$t_{\mathrm{DGRDF}}$	$\overline{\text{RD}}$ Low Before $\overline{\text{DMAG}}$ x Low	0	2	ns
t <sub>DRDGH</sub>	RD Low Before DMAGx High	11 + 9DT/16 + W	1	ns
$t_{\rm DGRDR}$	RD High Before DMAGx High	0	3	ns
$t_{\rm DGWR}$	DMAGx High to WR, RD, DMAG Low	5 + 3DT/8 + HI		

W = (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

#### NOTES

-30- REV. 0


 $HI = t_{CK}$  (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

<sup>&</sup>lt;sup>1</sup>Only required for recognition in the current cycle.

 $<sup>^2</sup>$ t<sub>SDATDGL</sub> is the data setup requirement if  $\overline{DMAR}x$  is not being used to hold off completion of a write. Otherwise, if  $\overline{DMAR}x$  low holds off completion of the write, the data can be driven t<sub>DATDRH</sub> after  $\overline{DMAR}x$  is brought high.

 $<sup>^{3}</sup>t_{VDATDGH}$  is valid if  $\overline{DMAR}x$  is not being used to hold off completion of a read. If  $\overline{DMAR}x$  is used to prolong the read, then  $t_{VDATDGH} = 8 + 9DT/16 + (n \times t_{CK})$  where n equals the number of extra cycles that the access is prolonged.

<sup>&</sup>lt;sup>4</sup>See "System Hold Time Calculation" under "Test Conditions" for calculation of hold times given capacitive and dc loads.



<sup>\* &</sup>quot;MEMORY READ – BUS MASTER," "MEMORY WRITE – BUS MASTER," AND "SYNCHRONOUS READ/WRITE – BUS MASTER" TIMING SPECIFICATIONS FOR ADDR31–0,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ ,  $\overline{\text{SW}}$ ,  $\overline{\text{MS3-0}}$  AND ACK ALSO APPLY HERE.

Figure 20. DMA Handshake Timing

REV. 0 -31-

Link Ports:  $1 \times CLK$  Speed Operation

Parameter		Min	Max	Units
Receive Timing Require tsldcl thldcl tlclkiw tlclkrwl	Data Setup Before LCLK Low Data Hold After LCLK Low LCLK Period (1 × Operation) LCLK Width Low LCLK Width High	3 3 t <sub>CK</sub> 6 5		ns ns ns ns
Switching Char t <sub>DLAHC</sub> t <sub>DLALC</sub> t <sub>ENDLK</sub> t <sub>TDLK</sub>	racteristics:  LACK High Delay After CLKIN High  LACK Low Delay After LCLK High  LACK Enable from CLKIN  LACK Disable from CLKIN	18 + DT/2 -2 5 + DT/2	28.5 + DT/2 13 20 + DT/2	ns ns ns ns
Transmit Timing Require t <sub>SLACH</sub> t <sub>HLACH</sub>	<i>ments:</i> LACK Setup Before LCLK High LACK Hold After LCLK High	18 -7		ns ns
Switching Chan  t_DLCLK  tDLDCH  tHLDCH  tLCLKTWL  tLCLKTWH  tDLACLK  t_ENDLK  tTDLK	cacteristics:  LCLK Delay After CLKIN (1 × operation)  Data Delay After LCLK High  Data Hold After LCLK High  LCLK Width Low  LCLK Width High  LCLK Low Delay After LACK High  LDAT, LCLK Enable After CLKIN  LDAT, LCLK Disable After CLKIN	$\begin{array}{c} -3 \\ (t_{CK}/2) - 1 \\ (t_{CK}/2) - 3 [1] \\ (t_{LCLKTW}) + 9 \\ 5 + DT/2 \end{array}$	15.5 2.5 $(t_{CK}/2) + 3 [1]$ $(t_{CK}/2) + 1$ $(3 * t_{LCLKTW}) + 17$ $20 + DT/2$	ns ns ns ns ns
Link Port Ser Timing Require t <sub>SLCK</sub> t <sub>HLCK</sub>	rvice Request Interrupts: 1 × and 2 × Speed Operations ments:  LACK/LCLK Setup Before CLKIN Low*  LACK/LCLK Hold After CLKIN Low*	10 2		ns ns

Numbers shown in brackets, [ ] represent *preliminary* specifications for the ADSP-21062, silicon revision 2.x, 3.3~V and 5.0~V \* Only required for interrupt recognition in the current cycle.

REV. 0 -32-

Link Ports: 2 × CLK Speed Operation

Parameter		Min	Max	Units
Receive				
Timing Requi	rements:			
$t_{ m SLDCL}$	Data Setup Before LCLK Low	2.5		ns
$t_{HLDCL}$	Data Hold After LCLK Low	2.25		ns
$t_{LCLKIW}$	LCLK Period (2 × Operation)	$t_{\rm CK}/2$		ns
$t_{LCLKRWL}$	LCLK Width Low	5		ns
$t_{LCLKRWH}$	LCLK Width High	4		
Switching Ch	aracteristics:			
t <sub>DLAHC</sub>	LACK High Delay After CLKIN High	18 + DT/2	28.5 + DT/2	ns
$t_{ m DLALC}$	LACK Low Delay After LCLK High	6	16	ns
Transmit				
Timing Requi	rements:			
$t_{SLACH}$	LACK Setup Before LCLK High	19		ns
$t_{HLACH}$	LACK Hold After LCLK High	-7		ns
Switching Ch	aracteristics:			
$t_{ m DLCLK}$	LCLK Delay After CLKIN		8	ns
t <sub>DLDCH</sub>	Data Delay After LCLK High		2.5	ns
t <sub>HLDCH</sub>	Data Hold After LCLK High	-2.25		ns
t <sub>LCLKTWL</sub>	LCLK Width Low	$(t_{\rm CK}/4) - 1$	$(t_{CK}/4) + 2.5 [1.1]$	ns
t <sub>LCLKTWH</sub>	LCLK Width High	$(t_{\rm CK}/4) - 2.5$ [1]	$(t_{\rm CK}/4) + 1$	ns
$t_{ m DLACLK}$	LCLK Low Delay After LACK High	$(t_{LCLKTW}/2) + 9$	$(3 * t_{LCLKTW}/2) + 16.5$	ns


Numbers shown in brackets, [ ] represent preliminary specifications for the ADSP-21062, silicon revision 2.x, 3.3 V and 5.0 V. NOTE

For silicon revision 1.2, the data indicates that  $2 \times$  operation is not possible due to lack of margin on the link data set up skew and transmit to receive LCLK skew. The primary causes are skew in the transmit LCLK (LCLK width high = TCK/4 - 2.5) and data delay LCLK ( $t_{DLDCH}$ ). Both of these issues were improved for revision 2.0. With these improvements, a 0.25 ns or better skew tolerance is expected over the entire voltage and temperature range.


REV. 0 -33-

### TRANSMIT CLKIN t<sub>DLCLK</sub> t<sub>LCLKTWH</sub> LAST NIBBLE TRANSMITTED **t**LCLKTWL FIRST NIBBLE TRANSMITTED LCLK INACTIVE (HIGH) LCLK 1x OR LCLK 2x t<sub>DLDCH</sub> t<sub>HLDCH</sub> LDAT(3:0) t<sub>DLACLK</sub> t<sub>SLACH</sub> → t<sub>HLACH</sub> → t<sub>HL</sub> LACK (IN) THE $t_{\text{SLACH}}$ requirement applies to the rising edge of LCLK only for the first nibble transmitted.

### RECEIVE



### LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION



### LINK PORT INTERRUPT SETUP TIME




Figure 21. Link Ports

-34- REV. 0

### **Serial Ports**

Parameter		Min	Max	Units
External C	lock			
Timing Requ	irements:			
$t_{SFSE}$	TFS/RFS Setup Before TCLK/RCLK <sup>1</sup>	3.5		ns
$t_{HFSE}$	TFS/RFS Hold After TCLK/RCLK <sup>1, 2</sup>	4		ns
$t_{\rm SDRE}$	Receive Data Setup Before RCLK <sup>1</sup>	1		ns
$t_{HDRE}$	Receive Data Hold After RCLK <sup>1</sup>	4		ns
$t_{SCLKW}$	TCLK/RCLK Width	10		ns
t <sub>SCLK</sub>	TCLK/RCLK Period	$t_{CK}$		ns
Internal Cl	ock			
Timing Requ				
t <sub>SFSI</sub>	TFS Setup Before TCLK <sup>1</sup> ; RFS Setup Before RCLK <sup>1</sup>	8		ns
t <sub>HFSI</sub>	TFS/RFS Hold After TCLK/RCLK <sup>1</sup>	1		ns
	Receive Data Setup Before RCLK <sup>1</sup>	3		ns
t <sub>SDRI</sub>	Receive Data Hold After RCLK <sup>1</sup>	3		ns
t <sub>HDRI</sub>		3		113
	· Internal Clock			
Switching Cl			10	
t <sub>DFSE</sub>	RFS Delay After RCLK (Internally Generated RFS) <sup>3</sup>		13	ns
$t_{HOFSE}$	RFS Hold After RCLK (Internally Generated RFS) <sup>3</sup>	3		ns
External C	lock			
Switching Cl	haracteristics:			
$t_{\mathrm{DFSE}}$	TFS Delay After TCLK (Internally Generated TFS) <sup>3</sup>		13	ns
t <sub>HOFSE</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>3</sup>	3		ns
$t_{ m DDTE}$	Transmit Data Delay After TCLK <sup>3</sup>		16	ns
$t_{HODTE}$	Transmit Data Hold After TCLK <sup>3</sup>	5		ns
Internal Cl	ook			
Switching Cl				
-	TFS Delay After TCLK (Internally Generated TFS) <sup>3</sup>		5.5	ne
t <sub>DFSI</sub>	TFS Hold After TCLK (Internally Generated TFS) <sup>3</sup>	-1	5.5	ns
t <sub>HOFSI</sub>	Transmit Data Delay After TCLK <sup>3</sup>	-1	8	ns
t <sub>DDTI</sub>	Transmit Data Belay Arter TCLK  Transmit Data Hold After TCLK <sup>3</sup>	0	O	ns
t <sub>HDTI</sub>	TCLK/RCLK Width	0 (SCLK/2) - 2.5	(CCL I//2) . 9	ns
$t_{SCLKIW}$		(SCLR/2) - 2.3	(SCLK/2) + 2	ns
Enable & T				
Switching Cl				
$t_{DDTEN}$	Data Enable from External TCLK <sup>3</sup>	3.5		ns
$t_{\mathrm{DDTTE}}$	Data Disable from External TCLK <sup>3</sup>		12	ns
$t_{\mathrm{DDTIN}}$	Data Enable from Internal TCLK	2		ns
$t_{DDTTI}$	Data Disable from Internal TCLK <sup>3</sup>		11	ns
$t_{DCLK}$	TCLK/RCLK Delay from CLKIN		22 + 3DT/8	ns
$t_{DPTR}$	SPORT Disable After CLKIN		17	ns
Gated SCL	K with External TFS (Mesh Multiprocessing) <sup>4</sup>			
Timing Requ				
t <sub>STFSCK</sub>	TFS Setup Before CLKIN	5		ns
t <sub>HTFSCK</sub>	TFS Hold After CLKIN	t <sub>CK</sub> /2		ns
		-CIV		
	ate Frame Sync			
Switching Cl			10	
$t_{DDTLFSE}$	Data Delay from Late External TFS or		12	ns
	External RFS with $MCE = 1$ , $MFD = 0$ .			
$t_{\text{DDTENFS}} \\$	Data Enable from late FS or $MCE = 1$ , $MFD = 0$	3.5		ns
Timing Requ	rirements:			
t <sub>SLFSE</sub>	Late External TFS Setup After TCLK or External RFS	0		ns
-SLLSE	Setup After RCLK with MCE = 1, MFD = 0	~		110

REV. 0 -35-

NOTES  $^{1}Referenced$  to sample edge.  $^{2}TFS\ hold\ after\ TCK\ when\ MCE$  = 1, MFD = 0 is 9 ns minimum.

<sup>3</sup>Referenced to drive edge.

Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.

In order to achieve full speed serial operation between two SHARCs (i.e., xCLKDIV = 0), the transmit serial port must generate the serial clock (SCLK) and frame sync. For revision 1.2 silicon at 40 MHz, the only other possible SPORT mode is to have an externally generated SCLK for transmit and receive serial ports. The maximum speed for the externally generated SCLK can be determined using the frame sync; sync delay, setup and hold and data delay; setup and hold requirements. For revision 2.0 or 1.x silicon at 33 MHz, there are other possibilities besides the externally generated SCLK. The transmitter or receiver can generate a divided SCLK (i.e., xCLKDIV > 0).





Figure 22. External Late Frame Sync

REV. 0 -36-

#### DATA RECEIVE-INTERNAL CLOCK DATA RECEIVE- EXTERNAL CLOCK SAMPLE EDGE SAMPLE EDGE DRIVE EDGE DRIVE EDGE t<sub>SCLKIW</sub> t<sub>SCLKW</sub> RCLK -t<sub>DFSE</sub> - t<sub>DFSE</sub> t<sub>HOFSE</sub> t<sub>HOFSE</sub> t<sub>SFSI</sub> t<sub>HFSI</sub> → tSFSE t<sub>HESF</sub> → RFS RFS t<sub>SDRE</sub> ► t<sub>HDRI</sub> ► t<sub>SDRI</sub> DR DR

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.



NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.




Figure 23. Serial Ports

REV. 0 -37-

### **JTAG Test Access Port & Emulation**

Parameter		Min	Max	Units
Timing Requ	uirements:			
$t_{TCK}$	TCK Period	$t_{CK}$		ns
$t_{STAP}$	TDI, TMS Setup Before TCK High	5		ns
$t_{HTAP}$	TDI, TMS Hold After TCK High	6		ns
$t_{SSYS}$	System Inputs Setup Before TCK Low <sup>1</sup>	7		ns
$t_{HSYS}$	System Inputs Hold After TCK Low <sup>1</sup>	18		ns
$t_{TRSTW} \\$	TRST Pulse Width	$4t_{CK}$		ns
Switching C	Tharacteristics:			
$t_{\rm DTDO}$	TDO Delay from TCK Low		13	ns
$t_{DSYS}$	System Outputs Delay After TCK Low <sup>2</sup>		18.5	ns

NOTES  $^{1}\text{System Inputs} = \text{DATA}_{47\text{-}0}, \text{ADDR}_{31\text{-}0}, \overline{\text{RD}}, \overline{\text{WR}}, \text{ACK}, \overline{\text{SBTS}}, \overline{\text{SW}}, \overline{\text{HBR}}, \overline{\text{HBG}}, \overline{\text{CS}}, \overline{\text{DMARI}}, \overline{\text{DMAR2}}, \overline{\text{BR}}_{6\text{-}1}, \text{ID}_{2\text{-}0}, \text{RPBA}, \overline{\text{IRQ}}_{2\text{-}0}, \text{FLAG}_{3\text{-}0}, \text{DR0}, \text{DR1}, \\ \text{TCLK0}, \text{TCLK1}, \text{RCLK0}, \text{RCLK1}, \text{TFS0}, \overline{\text{TFS1}}, \text{RFS0}, \text{RFS1}, \text{LxDAT}_{3\text{-}0}, \text{LxCLK}, \text{LxACK}, \text{EBOOT}, \text{LBOOT}, \overline{\text{BMS}}, \text{CLKIN}, \overline{\text{RESET}}. \\ ^{2}\text{System Outputs} = \text{DATA}_{47\text{-}0}, \text{ADDR}_{31\text{-}0}, \overline{\text{MS}}_{3\text{-}0}, \overline{\text{RD}}, \overline{\text{WR}}, \text{ACK}, \text{PAGE}, \text{ADRCLK}, \overline{\text{SW}}, \overline{\text{HBG}}, \text{REDY}, \overline{\text{DMAG1}}, \overline{\text{DMAG2}}, \overline{\text{BR}}_{6\text{-}1}, \overline{\text{CPA}}, \text{FLAG}_{3\text{-}0}, \text{TIMEXP}, \text{DT0}, \\ \text{DT1}, \text{TCLK0}, \text{TCLK1}, \text{RCLK0}, \text{RCLK1}, \text{TFS0}, \text{TFS1}, \text{RFS0}, \text{RFS1}, \text{LxDAT}_{3\text{-}0}, \text{LxCLK}, \text{LxACK}, \overline{\text{BMS}}. \\ \\ \end{array}$ 




Figure 24. IEEE 11499.1 JTAG Test Access Port

#### **OUTPUT DRIVE CURRENTS**

Figure 25 shows typical I-V characteristics for the output drivers of the ADSP-2106x. The curves represent the current drive capability of the output drivers as a function of output voltage.




Figure 25. ADSP-2106x Typical Drive Currents ( $V_{DD} = 5 V$ )

#### POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing (V<sub>DD</sub>)

and is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^{2} \times f$$

The load capacitance should include the processor's package capacitance ( $C_{\rm IN}$ ). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{\rm CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{\rm CK}$ . Select pins switch at  $1/(2t_{\rm CK})$ , but selects can switch on each cycle.

### Example:

Estimate P<sub>EXT</sub> with the following assumptions:

- -A system with one bank of external data memory RAM (32-bit)
- -Four 128K × 8 RAM chips are used, each with a load of 10 pF
- -External data memory writes occur every other cycle, a rate of  $1/(4t_{\rm CK})$ , with 50% of the pins switching
- –The instruction cycle rate is 40 MHz (t $_{CK}$  = 25 ns) and  $V_{DD}$  = 5.0 V.

The  $P_{\rm EXT}$  equation is calculated for each class of pins that can drive:

	# of					
Type	Pins	Switching	× C	×f	$\times V_{DD}^2$	$= \mathbf{P}_{\mathbf{EXT}}$
Address	15	50%	×47 pF	× 10 MHz	× 25 V	= 0.088 W
MS0	1			×10 MHz		
$\overline{WR}$	1	_	$\times$ 47 pF	×20 MHz	$\times 25 \text{ V}$	= 0.023 W
Data	32	50%	$\times$ 17 pF	×10 MHz	$\times25\;V$	= 0.068 W

 $P_{EXT} = 0.179 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + (I_{DDIN} \times 5.0 \ V)$$

Note that the conditions causing a worst-case  $P_{\rm EXT}$  are different from those causing a worst-case  $P_{\rm INT}$ . Maximum  $P_{\rm INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Also note that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

### **TEST CONDITIONS**

### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L.$  This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \, \Delta V}{I_I}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$  and  $t_{DECAY}$  as shown in Figure 26. The time  $t_{MEASURED}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage.  $t_{DECAY}$  is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{\rm ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 26). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

REV. 0 -39-

### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate  $t_{\rm DECAY}$  using the equation given above. Choose  $\Delta V$  to be the difference between the ADSP-2106x's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\rm DECAY}$  plus the minimum disable time (i.e.,  $t_{\rm HDWD}$  for the write cycle).




Figure 26. Output Enable/Disable




Figure 27. Equivalent Device Loading for AC Measurements (Includes All Fixtures)



Figure 28. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 27). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figures 29 and 30 show how output rise time varies with capacitance. Figure 31 shows graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section "Output Disable Time" under "Test Conditions.") The graphs of Figures 29, 30 and 31 may not be linear outside the ranges shown.




Figure 29. Typical Output Rise Time (10%–90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD} = 5 V$ )




Figure 30. Typical Output Rise Time (0.8 V –2.0 V) vs. Load Capacitance ( $V_{DD}$  = 5 V)




Figure 31. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)  $(V_{DD} = 5 V)$ 

-40- REV. 0

#### **ENVIRONMENTAL CONDITIONS**

#### **Thermal Characteristics**

The ADSP-2106x is packaged in a 240-lead thermally enhanced PQFP. The top surface of the package contains a copper slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the copper slug is internally connected to GND through the device substrate. The ADSP-2106x is specified for a case temperature ( $T_{CASE}$ ). To ensure that  $T_{CASE}$  is not exceeded, a heat sink and/or an air flow source may be used. A heat sink should be attached with a thermal adhesive.

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

 $T_{CASE}$  = Case temperature (measured on top surface of package) PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under "Power Dissipation")

 $\theta_{CA}$  = Value from table below.

Airflow (Linear Ft./Min.)	0	100	200	400	600	
θ <sub>CA</sub> (°C/W)	10	9	8	7	6	

#### NOTES


This represents thermal resistance at total power of 5 W.

With air flow, no variance is seen in  $\theta_{\text{CA}}$  with power.

 $\theta_{CA}$  at 0 LFM varies with power: At 2W,  $\,\theta_{CA}=14^{\circ}\text{C/W},$  at 3W  $\theta_{CA}=11^{\circ}\text{C/W}.$   $\,\theta_{JC}=0.3^{\circ}\text{C/W}.$ 

REV. 0 -41-

### 240-LEAD METRIC PQFP PIN CONFIGURATIONS



THE 240 LEAD PACKAGE CONTAINS A COPPER HEAT SLUG FLUSH WITH ITS TOP SURFACE. THE SLUG IS INTERNALLY CONNECTED GROUND.


Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin	Pin
No.	Name	No.	Name	No.	Name	No.	Name	No.	Name		Name
1	TDI	41	ADDR20	81	TCLK0	121	DATA41	161	DATA14	201	L2DAT0
2	TRST	42	ADDR21	82	TFS0	122	DATA40	162	DATA13		L2CLK
3	VDD	43	GND	83	DR0	123	DATA39	163	DATA12	203	L2ACK
4	TDO	44	ADDR22	84	RCLK0	124	VDD	164	GND	204	NC
5	TIMEXP	45	ADDR23	85	RFS0	125	DATA38	165	DATA11	205	VDD
6	EMU	46	ADDR24	86	VDD	126	DATA37	166	DATA10	206	L3DAT3
7	ICSA	47	VDD	87	VDD	127	DATA36	167	DATA9	207	L3DAT2
8	FLAG3	48	GND	88	GND	128	GND	168	VDD	208	L3DAT1
9	FLAG2	49	VDD	89	ADRCLK	129	NC	169	DATA8	209	L3DAT0
10	FLAG1	50	ADDR25	90	REDY	130	DATA35	170	DATA7	210	L3CLK
11	FLAG0	51	ADDR26	91	HBG	131	DATA34	171	DATA6	211	L3ACK
12	GND	52	ADDR27	92	$\overline{CS}$	132	DATA33	172	GND	212	GND
13	ADDR0	53	GND	93	$\overline{ ext{RD}}$	133	VDD	173	DATA5	213	L4DAT3
14	ADDR1	54	MS3	94	$\overline{\mathrm{WR}}$	134	VDD	174	DATA4	214	L4DAT2
15	VDD	55	$\overline{MS2}$	95	GND	135	GND	175	DATA3	215	L4DAT1
16	ADDR2	56	MS1	96	VDD	136	DATA32	176	VDD	216	L4DAT0
17	ADDR3	57	MS0	97	GND	137	DATA31	177	DATA2	217	L4CLK
18	ADDR4	58	$\overline{\text{SW}}$	98	CLKIN	138	DATA30	178	DATA1	218	L4ACK
19	GND	59	$\overline{\mathrm{BMS}}$	99	ACK	139	GND	179	DATA0		VDD
20	ADDR5	60	ADDR28	100	DMAG2	140	DATA29	180	GND	220	GND
21	ADDR6	61	GND	101	DMAG1	141	DATA28	181	GND	221	VDD
22	ADDR7	62	VDD	102	PAGE	142	DATA27	182	L0DAT3	222	L5DAT3
23	VDD	63	VDD	103	VDD	143	VDD	183	L0DAT2	223	L5DAT2
24	ADDR8	64	ADDR29	104	BR6	144	VDD	184	L0DAT1	224	L5DAT1
25	ADDR9	65	ADDR30	105	BR5	145	DATA26	185	L0DAT0	225	L5DAT0
26	ADDR10	66	ADDR31	106	BR4	146	DATA25	186	L0CLK	226	L5CLK
27	GND	67	GND	107	BR3	147	DATA24	187	L0ACK	227	L5ACK
28	ADDR11	68	<b>SBTS</b>	108	BR2	148	GND	188	VDD	228	GND
29	ADDR12	69	DMAR2	109	BR1	149	DATA23	189	L1DAT3	229	ID2
30	ADDR13	70	DMAR1	110	GND	150	DATA22	190	L1DAT2	230	ID1
31	VDD	71	HBR	111	VDD	151	DATA21	191	L1DAT1	231	ID0
32	ADDR14	72	DT1	112	GND	152	VDD	192	L1DAT0	232	LBOOT
33	ADDR15	73	TCLK1	113	DATA47	153	DATA20	193	L1CLK	233	RPBA
34	GND	74	TFS1	114	DATA46	154	DATA19	194	L1ACK	234	RESET
35	ADDR16	75	DR1	115	DATA45	155	DATA18	195	GND	235	EBOOT
36	ADDR17	76	RCLK1	116	VDD	156	GND	196	GND	236	ĪRQ2
37	ADDR18	77	RFS1	117	DATA44	157	DATA17	197	VDD	237	ĪRQ1
38	VDD	78	GND	118	DATA43	158	DATA16	198	L2DAT3	238	ĪRQ0
39	VDD	79	CPA	119	DATA42	159	DATA15	199	L2DAT2	239	TCK
40	ADDR19	80	DT0	120	GND	160	VDD	200	L2DAT1	240	TMS
10	11001010					100	,,,,,	L			

-42- REV. 0

### PACKAGE DIMENSIONS

Dimensions shown in mm and (inches).

### 240-Lead Metric PQFP



### **ORDERING GUIDE**

Part Number*	Case Temperature Range	Instruction Rate	On-Chip SRAM	Operating Voltage
ADSP-21062KS-133	0°C to +85°C	33 MHz	2 Mbit	5 V
ADSP-21062KS-160	$0^{\circ}$ C to +85 $^{\circ}$ C	40 MHz	2 Mbit	5 V
ADSP-21062LKS-133*	$0^{\circ}$ C to +85 $^{\circ}$ C	33 MHz	2 Mbit	3.3 V
ADSP-21062LKS-160*	$0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	40 MHz	2 Mbit	3.3 V
ADSP-21060KS-133*	0°C to +85°C	33 MHz	4 Mbit	5 V
ADSP-21060KS-160*	$0^{\circ}$ C to +85 $^{\circ}$ C	40 MHz	4 Mbit	5 V
ADSP-21060LKS-133*	$0^{\circ}$ C to +85 $^{\circ}$ C	33 MHz	4 Mbit	3.3 V
ADSP-21060LKS-160*	$0^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	40 MHz	4 Mbit	3.3 V

REV. 0 -43-

<sup>&</sup>lt;sup>1</sup>Part numbers marked with an \* are shipping as x-grade (preproduction) material at the time of this printing.

<sup>&</sup>lt;sup>2</sup>These parts are packaged in a 240-lead, thermally enhanced Plastic Quad Flatpack (PQFP). <sup>3</sup>Parts for the industrial and military temperature ranges will be available later in 1996.